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Recent advances in solid-state qubit technology are paving the way to fault-tolerant quantum computing
systems. However, qubit technology is limited by qubit coherence time and by the complexity of coupling the
quantum system with a classical electronic infrastructure.
We propose an infrastructure, enabling to read and control qubits, that is implemented on a field-
programmable gate array (FPGA). The FPGA platform supports functionality required by several qubit
technologies and can operate physically close to the qubits over a temperature range from 4K to 300K. Ex-
tensive characterization of the platform over this temperature range revealed all major components (such as
LUTs, MMCM, PLL, BRAM, IDELAY2) operate correctly and the logic speed is very stable. The stability
is finally concretized by operating an integrated ADC with relatively stable performance over temperature.
I. INTRODUCTION
In a fault-tolerant quantum computing system based on
either electron / hole spin in semiconductors or super-
conductors, each qubit generally operates at sub-1K tem-
peratures and requires a classical loop capable of reading
the state of the qubit and controlling it based on a (lo-
calized) decision. To be effective, such error-correcting
loops need to perform a complete correction cycle faster
than the qubit decoherence time, which, depending on
the qubit technology, can vary from ms to µs1–12. Read-
ing a qubit requires a certain signal-to-noise ratio (SNR)
and it should not interfere with the qubit state itself,
whereas, to support large systems, error-correcting loops
should be physically small and compatible with massively
parallel operation.
Future error-correcting loops will likely be imple-
mented in micro-architectures supported by a hardware
infrastructure that operates at cryogenic temperatures,
so as to ensure proximity to qubits and compactness.
Moreover, to avoid time- and energy-consuming cooling
cycles, micro-architectures supporting error correction
should be programmable and/or reconfigurable. Sev-
eral technologies exist that could support logic circuits
at deep cryogenic temperatures: GaAs high electron mo-
bility transistors (HEMTs)13, rapid single flux quantum
(RSFQ) devices14,15, and custom semiconductors16–19, to
name a few. These technologies are currently expensive
and generally not scalable, while CMOS processes can
leverage a mature infrastructure that is likely to continue
improving for several more decades20. To meet the recon-
figurability requirement, the obvious choice is an FPGA
a)The extended article has been published in Review
of Scientific Instruments. It is available online at
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fabricated in a deep-submicron (DSM) CMOS process,
due to its density, versatility, and full compatibility with
standard CMOS circuits.
DSM CMOS circuits have been known to operate at
deep cryogenic temperatures, down to several hundreds
of mK16–19,21,22. Cryogenic FPGAs can operate at 4K
as a quantum controller23,24. The Spartan 3, Spartan 6,
and Artix 7 FPGAs by Xilinx were shown to operate at
4K, however the limits of operability at 4K is still largely
unknown.
We explore the regime of operability of a commercial
FPGA (Artix 7, Xilinx) to enable a full error-correcting
loop for fault-tolerant operation of solid-state qubits.
The resulting infrastructure is scalable and versatile, ef-
ficiently integrated in an FPGA and operating at low
power. In order to implement such a platform, a sub-
set of the components required in error-correction loops
were designed and tested. Moreover extensive character-
isation of the FPGA performance in cryogenic conditions
was carried out. While the target of this study is a spe-
cific spin qubit1,2, the platform can in principle also be
used for superconducting qubits9,10 and for other qubits.
II. AN FPGA BASED CONTROL PLATFORM
The architecture of the control electronics of quantum
devices is shown in Figure 1; it comprises multiplex-
ers and demultiplexers, in close proximity to or inte-
grated with the qubits, amplifiers, analog-to-digital con-
verters (ADCs), digital-to-analog converters (DACs), os-
cillator(s), down- and up-converting mixers, and general-
purpose digital logic.
Operating semiconductor devices at deep cryogenic
temperatures is a challenge, due to freeze-out, non-
idealities in transistor I-V characteristics, and increased
mismatch25. While freeze-out effects at 4K are less prob-
lematic in DSM CMOS technologies due to the high levels
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FIG. 1. Cryogenic control platform implementing the infras-
tructure supporting error-correcting micro-architectures. An
all-digital implementation of the main components and inte-
gration inside the FPGA is shown. Although in theory both
red and green components can be integrated, in the following
the interest is focussed on the green parts.
of doping, MOS transistors I-V characteristics exhibit a
so-called ‘kink’, which causes elevated current levels at
high VDS (due to a reduction in the transistors threshold
voltage Vt). Furthermore, hysteresis in the drain current
when sweeping the drain voltage upwards or downwards
is increased at cryogenic temperatures.
To overcome these limitations, we opted for a fully
digital approach by way of FPGAs. The redesign of ana-
log circuits adjusted to cryogenic conditions can (at least
partially) be avoided, since the large majority of the re-
quired components can be implemented as a digital block,
as shown in Figure 1.
Analog signals are converted to digital codes at the
interface with the FPGA. This data is processed digi-
tally to measure the qubit state and to synthesize the
appropriate correction. To avoid further unnecessary sig-
nal conversions, and thus maximizing SNR and signal
integrity, control signals are generated directly by the
FPGA, whenever possible, or by DACs. Although DACs
can be integrated in the FPGA, they will not be consid-
ered in this work.
Operating an FPGA almost 250K below the standard
operating range, is not trivial and it comes with several
challenges.
For what concerns power dissipation, when reducing
the temperature, power dissipation budgets become in-
creasingly stricter, down to a few watts at 4K, due to
limitations in refrigeration technologies. It imposes care
in designing custom integrated circuits, and even more
so in FPGAs. To fully characterize FPGA performance,
the platform is first tested in liquid helium directly, thus
maximizing cooling power if compared to closed-loop re-
frigeration.
Next, we consider the physical implementation of the
platform, needing ad-hoc printed circuit boards (PCBs)
hosting robust passive components and connectors that
can reliably survive several cooling cycles without per-
formance degradation. In our design, we used a min-
Back
FrontFPGA
Decoupling
MMCX
8×2 connector Resistors
FIG. 2. Cryogenic FPGA PCB. More details in appendix A.
imal number of discrete components certified for oper-
ation over a temperature range, wider than industrial
standards.
The most critical challenge is the operating condition
and the corresponding behaviour of the FPGA. Espe-
cially for high performance circuits, such as time-to-
digital converters (TDCs) and ADCs, the FPGA be-
haviour has to be well understood.
III. A CRYOGENIC FPGA
A small PCB with a Xilinx Artix 7 (XC7A100T-
2FTG256I) FPGA as the sole active component was de-
signed for cryogenic testing. The PCB is shown in Fig-
ure 2. Besides the FPGA, various passive components,
most noticeably the decoupling capacitors, are present
on board. More details on the PCB are presented in
appendix A.
Modern FPGAs, such as the Artix 7 from Xilinx, in-
tegrate a variety of different components, from simple
look-up tables to advanced clock managers26. In Table I
an overview of the main FPGA components is given to-
gether with the performance change when operating at
4K. All those components are functional and their per-
formance is comparable to room temperature.
The delay change of look-up tables and carrychains
is less than 5%. While this is negligible in most appli-
cations, the change in logic speed is significant for the
performance of both ADC and TDC.
TABLE I. Overview of the working elements inside the Cry-
oFPGA operating around 4K. Component details in26. The
test procedure is detailed in Table V.
Module Functional Performance w.r.t. RT
IOs 3
LVDS 3
LUTs 3
Propagation delay changes < 5%, jitter
increases < 15% (11.8 to 13.5 ps)
CARRY4 3
Propagation delay changes < 2%, jitter
increases < 3% (11.5 to 11.8 ps)
BRAM 3 No corruption in 10 test sets of 80 kB
MMCM 3
Jitter reduction of roughly 20% (11.4 to
8.9 ps)
PLL 3
Jitter reduction of roughly 20% (12.2 to
9.7 ps)
IDELAYE2 3
Delay change of up to 30%, jitter increase
up to 50%
Temperature
diode
3 Operating range 4K − 300K
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FIG. 3. Delay of the carry elements in the carrychain versus
FPGA voltage (VCC INT) over multiple temperatures.
Therefore the main structure of those two circuits, i.e.
the carrychain (used as delayline) is characterized more
extensively over both FPGA internal voltage and temper-
ature. Figure 3 shows the average delay per carryblock
versus the FPGA voltage for 300K and 4K. The delay
change is significantly larger over the voltage range then
over temperature, again signifying the performance sta-
bility over temperature. However, it also shows that the
voltage must be very stable in order to achieve TDCs and
ADCs that can be properly calibrated.
To study self-heating effects and change in power con-
sumption over temperature, a circuit was designed to be
able to sweep the power consumption of the FPGA. The
sweep was repeated at different temperature levels as
shown in Figure 4(a). A significant difference is observed
in the response at the different temperatures. First, the
idle power consumption increases from 83 mW at 300K
to 228 mW at 4K. Since leakage is expected to decrease
at lower temperatures, the increase of idle power is at-
tributed to malfunctions of the support bias circuitry.
Secondly, a change in logic efficiency occurs. Namely,
the average power per transition decreases and the power
consumption starts to scale non-linearly, while lowering
temperature. The average energy used per LUT de-
creases from 32 to 21 µW, i.e. the energy consumed per
transition in a LUT decreases from 23 to 15 pJ. This im-
plies a decrease in dynamic power consumption of over
30%.
As shown in Figure 4(b), the FPGAs junction tem-
perature increases with power consumption from 4.3K
(powered off FPGA) to 17.3K (at 1.25 W power con-
sumption). While the die temperature is elevated due to
self-heating, the environment remained stable at a tem-
perature of 4.2K (±0.1K).
From the slope we can estimate a thermal resistance of
the FPGA package of 8.5K/W, which is lower than the
thermal resistance at room temperature in air (31K/W).
One of the most important elements in the quantum
error-correcting control loop is the analog-to-digital con-
verter. Various attempts have been undertaken to opti-
mize ASIC ADCs for cryogenic conditions, but reaching
high performance is still challenging, as discussed before.
Therefore, we opted to implement the ADC as a com-
pletely digital building block inside the FPGA. The oper-
ating principle is shown in Figure 527. A high speed clock
signal is output on an FPGA pin connected, through
a resistor, to an LV DS capable input pin. Thanks to
the resistor and the parasitic capacitance of the LV DS
buffer, an RC-ramp is created. The conversion is based
on measuring the time required for the RC-ramp to cross
the input signal, as done in a single-slope converter. The
LV DS, used as comparator, switches as soon as the ramp
voltage exceeds the input voltage and the LV DS switch-
ing time is measured using a TDC. The performance
of the TDC at cryogenic temperatures is given in ap-
pendix B.
With the use of multi clock-phase interleaving and
calibration features, sampling rates, up to 1.2 GSa/s,
above the clock frequency (400 MHz) are achieved. Fur-
thermore, thanks to calibration, the ADC performance
was more stable over temperature, process and voltage
variations28.
The performance of a 1.2 GSa/s ADC, created from in-
terleaving 6 different phases of a 200 MHz clock, is sum-
marized in Table II. The FPGA is operating at a slightly
elevated junction temperature of 15K, while the decou-
pling could not sustain the high power demand (of almost
0.9 W) at 4K to reach optimal performance. As the ADC
is calibrated at both operating temperatures, the non lin-
earities can be seen to be only slightly larger at cryogenic
temperatures.
In Figure 6 the performance of the ADC is plotted in
terms of ENOB over different signal input frequencies for
both 300K and 15K. The ENOB is lowered with roughly
one bit at cryogenic temperatures due to decreased de-
coupling stability and increased IDELAYE2 jitter. Al-
though one bit has to be sacrificed while going down to-
wards 15K, the performance is still in line with the re-
quirements for the qubit control loop, which demands a
high sampling rate rather than a high voltage resolution.
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FIG. 4. (a) Power consumption of the FPGA while increas-
ing the number of running oscillators in the FPGA fabric. (b)
FPGA power consumption versus the resulting die tempera-
ture. The coloured dots indicate (left to right): powered off
FPGA, idle FPGA, 0 active oscillators, 4500 active oscillators.
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FIG. 5. Basic principle of analog-to-digital conversion in the
FPGA using an RC-filter to create a ramp from the clock
output signal. The crossings of the input and the ramp are
timestamped in a TDC.
TABLE II. Summary of calibrated ADC performance at 300K
and 15K. The results are achieved after merging the 6 phase
interleaved channels.
Temperature [K] 300 15
Sampling rate [MHz] 1.2 GSa/s 1.2 GSa/s
Input range [V] [0.9-1.6] [0.9-1.6]
ENOB [bits] 6.0 5.0
DNL [LSB] [-0.75 1.04] [-0.85 1.04]
INL [LSB] [-0.36 0.52] [-0.68 0.77]
IV. CONCLUSIONS
To conclude, a cryogenic all-digital FPGA based con-
trol platform for error-correcting loops has been imple-
mented. The FPGA operates over a large temperature
range from 4K to room temperature, without significant
change in performance. Logic speeds showed very high
stability by changing less than 5% over the whole tem-
perature range. All major components such as MMCM,
PLL, BRAM, IDELAY2 are adequately stable over the
complete range.
Digital logic, analog-to-digital converters, temperature
sensors and oscillators have been shown to operate cor-
rectly also at base temperature, while being integrated
in the FPGA. Such set of control electronics, to be com-
pleted as a future perspective with digital-to-analog con-
verters, paves the way towards practical control at cryo-
genic temperature of fault-tolerant solid state quantum
information processing.
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Appendix A: Cryogenic FPGA design & test
The cryogenic test set-up was designed to be both func-
tional and simple. We thus excluded all those com-
ponents that might fail (and negatively influence the
FPGA) and made the FPGA the sole active component
under test.
1. PCB design
The design of the cryogenic FPGA PCB focusses on sim-
plicity while allowing the possibility of making all rele-
vant tests with the PCB. The PCB was limited in size
to fit in the test set-up (see Section A 2) and is shown in
Figure 2.
The PCB was fabricated with standard FR4 dielectric
and 4 layers (one ground plane and three signal / power
planes). The FPGA (Xilinx Artix 7 series), the high-
frequency connectors and some resistors were placed on
the front side. The back-side hosts only decoupling ca-
pacitors. A detailed list of the components on the PCB
is presented in Table III.
In particular, we chose the FPGA XC7A100T-2FTG256I
due to its small size, low power consumption (28 nm pro-
cess node) and industrial grade (higher standard temper-
ature range down to -40◦C). It features over 100k logic
cells (in 16k slices), up to 170 user IOs and measures
17×17 mm. Capacitors were chosen after selecting the
best materials for cryogenic conditions and their avail-
ability in various capacitor values. Low permittivity ma-
terials, such as ceramic NP0/COG materials, are gener-
ally well behaved at 4K29,30. However, since they are
only available in 0.47 µF format, tantalum polymer was
used for the bigger capacitors. As the FPGA is pow-
ered over long cables (over 4 meters), special care was
taken in minimizing the total capacitors effective series
resistance and inductance (ESR and ESL). ESR effects
the capacitors ability to quickly source and sink current,
especially in fast current switching applications. Accord-
ing to29 not only the capacitance can drop significantly
at cryogenic temperatures, but also the ESR can increase
up to 1.000 times, stressing the importance of selecting
the appropriate capacitor types for operation in a cryo-
genic environment. For high frequency signals MMCX
connectors were selected for their small size.
A detailed summary of the used connections to the
FPGA board is given in Table IV. For communication
TABLE III. Bill of Materials (simplified) of the FPGA PCB.
Component Manufacturer Part
FPGA Xilinx XC7A100T-2FTG256I
Capacitors Kemet C-series (Ceramic (NP0/COG, X8L))
Capacitors Kemet T-series (Tantalum)
Capacitors Panasonic TQC-series (Polymer)
Resistors Panasonic ERA-sries (Metal film)
Connectors Amphenol MMCX
Connectors Samtec 8×2 female connector
6TABLE IV. Connections towards the FPGA PCB.
Connector Occupied pins Purpose
Shields 20∗ Ground
DC 3 Voltages (VCC INT, VCC O and VCC AUX)
DC 4 External temperature sensor (DT-670)
8×2 4 JTAG (TDI, TDO, TMS, TCK)
8×2 3 UART (RX, TX, CTS)
8×2 5 Voltages + ground
8×2 2 Internal temperature diode
8×2 2 Debug
MMCX 2 Clock (differential)
MMCX 1 ADC input signal
MMCX 1 High frequency debug
∗ 16+4 coaxial shields
EL302RD XUP
USB-JTAG
4
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FIG. 7. Overview of the equipment used outside the cryogenic
environment to control and operate the FPGA. The ground is
not indicated, but is common for all equipment and the PCB.
both JTAG (programming) and UART were used, occu-
pying most of the user IO pins available on the board.
For the power supplies, additional cables were added to
avoid a large IR drop in the shielded cables. Special
care has been taken to ensure a proper ground of the
complete set-up, by shorting the cable shield terminals
both at the instrument side (room temperature) and at
the PCB side (deep cryogenic temperature).
The measurement set-up is depicted in Figure 7. For the
power, two power supplies from Aim-TTI Instruments
(EL302RD) were used, generating 1, 1.8 and 2.5 V. Pro-
gramming and communication with the FPGA was done
with a Digilent JTAG controller (XUP USB-JTAG) and
an UART-USB dongle (FTDI UMFT234XD), respec-
tively. The clock signal was provided differentially from
an SP605 (Xilinx Spartan 6 evaluation kit) and was set
to 100 MHz. Additionally a Rohde & Schwarz HMF2550
signal generator has been used to provide the ADC test
input. For accurate temperature measurements, a Keith-
ley source meter unit (2636B), was added to the system.
It provides a precision current bias for the FPGAs in-
ternal temperature-measuring diode and for an external
reference sensor (Lake Shore Cryotronics, DT-670 silicon
diode) mounted in thermal contact to the FPGA. Both
diodes were biased with a current of 10 µA and the diode
voltage is read as a function of temperature.
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FIG. 8. Schematic depiction of our cryogenic test set-up. The
sample is mounted on a long steel pipe which is shifted into a
helium dewar to reach the liquid helium. The connections to
the sample are made with long (standard) cables that are at-
tached to a break-out box on the top. There are 16 shielded
connections to a 8×2 pin header, 4 shielded connections to
high frequency MMCX connectors and up to 9 additional DC
wires for a temperature sensor and the various supply volt-
ages.
2. Test set-up
In order to test the FPGA in deep cryogenic conditions,
a set-up was built which uses a dip-stick to immerse the
PCB in liquid helium. A schematic cross-section of the
set-up is shown in Figure 8. The dip-stick consists of a
steel pipe (2 m), a break-out box for cables placed on
the top end and a sample holder at the low end of the
pipe. The pipe limits the size of the PCB (diameter of
1.5 inch) and the number of cables. In total, 16 shielded
cables (standard RG174/U coaxial wires with a 0.5 mm
diameter core) are used for low frequency connections, 4
high frequency cables are connected to the MMCX and
up to 9 additional cables for the temperature sensor and
power supplies.
As the pipe is able to move up and down through a vac-
uum flange, the temperature can be shifted from 4K in
the liquid phase to around 200K in helium vapours at the
top of the dewar. As the sample is immersed in either the
gas or the liquid helium, the cooling process is relatively
fast and the cooling power relatively high compared to a
vacuum refrigerator.
7TABLE V. Overview of the working elements inside the CryoFPGA operating around 4K.
Module Functional Test Performance w.r.t. RT
IOs 3
LVDS 3
LUTs 3
LUTs connected to form oscillator of approxi-
mately 100 MHz at RT
Oscillation frequency changes < 5%, jitter in-
creases < 15% (11.8 to 13.5 ps)
CARRY4 3
Carrychains connected to form oscillator of ap-
proximately 100 MHz at RT
Oscillation frequency changes < 2%, jitter in-
creases < 3% (11.5 to 11.8 ps)
BRAM 3 Transfers of 8 kB (write & read) No corruption in 10 test sets of 80 kB
MMCM 3
100 MHz differential input clock multiplied by
10 and divided by 20 to 50 MHz single ended
output
Jitter reduction of roughly 20% (11.4 to 8.9 ps)
PLL 3
100 MHz differential input clock multiplied by
10 and divided by 20 to 50 MHz single ended
output
Jitter reduction of roughly 20% (12.2 to 9.7 ps)
IDELAYE2 3
IDELAYE2 elements connected to form a tun-
able oscillator (output frequency variable 13-
70 MHz)
Delay change of up to 30%, jitter increase up
to 50%
Appendix B: Cryogenic FPGA results
1. Extended evaluation of FPGA functionality &
performance
A test procedure was defined to sequentially test the most
vital FPGA components. As each component requires a
different test procedure, different VHDL programs were
designed and programmed on the FPGA through the
JTAG interface. It should be noted that programming
was working over the complete temperature range, al-
lowing us to test the different components separately in
the cryogenic environment. However the communication
speed had to be set below 1 MHz, for both JTAG and
UART, due to not proper termination of the coaxial lines
causing too strong reflections at higher frequencies.
In Table V an overview of the main FPGA compo-
nents is given together with the test procedure and the
performance change when cooling to 4K.
Figure 9 shows that the change in oscillation frequency
of two different oscillators (both tuned to be around
100 MHz) implemented with either look-up tables and
carrychains is below 5%.
The operating voltage range of the FPGA changes
significantly over temperature. The range is wider at
room temperature (0.85 V - 1.1 V) than the specified
range (0.95 V - 1.05 V). At low temperature, it reduces
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FIG. 9. Change in oscillation frequency of oscillators build
from look-up tables and carrychains respectively over a tem-
perature sweep from 4K up to 300K.
TABLE VI. Idle FPGA power consumption at different tem-
peratures. Bias voltages for VCC INT, VCC AUX and
VCC O are 1, 1.8 and 2.5 V respectively.
Temperature VCC INT VCC AUX VCC O Power consumption
[K] [mA] [mA] [mA] [mW]
300 24 26 5 83
40 19 69 4 153
4 20 110 4 228
significantly on both ends (0.92 V - 1.02 V).
The FPGAs internal temperature diode was character-
ized against a precise external reference (Lake Shore Cry-
otronics, DT-670 silicon diode), which is calibrated down
to 1.4K. During the test, the FPGA was switched off
completely, to minimize self-heating effects.
The FPGA diode was calibrated with a 10 µA current
and the voltage is stored as a function of the reference
temperature (acquired by the reference sensor) as shown
in Figure 10.
Idle power consumption for the various supplies at dif-
ferent temperatures is given in Table VI.
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FIG. 10. FPGA diode calibration against external reference
diode, both diodes biased with 10 µA. Over 3.000 measure-
ment points were used in order to recreate the diode curve.
As some hysteresis was present in the measurement data, the
curve is averaged out between temperature decrease and in-
crease.
8TABLE VII. Summary of (uncalibrated) TDC performance at
300K and 4K. The FPGA was operating at the base voltage,
VCC INT of 1 V.
Temperature [K] 300 4
Sampling rate [MHz] 400 400
Resolution [ps] 20.1 20
DNL [LSB] [-1 4.6] [-1 2.8]
INL [LSB] [-2.6 3.3] [-3.9 2.3]
Jitter (average) [LSB] 0.9 1.6
2. Time-to-digital converters
As the FPGA is fully functional (even at 4K) and per-
formance is comparable to that of room temperature,
complex and high-speed circuits were implemented and
tested. As we do not expect any (negative) change in per-
formance for normal digital logic operations, some more
demanding circuits were implemented. A TDC was im-
plemented using the carrychain with 200 delay stages (50
Carry4 blocks) and running at 400 MHz. The sampling
clock was generated by a mixed mode clock manager
(MMCM) module on the FPGA together with a 100 and
200 MHz clock for the remainder of the logic. Following
the TDC, a histogrammer was implemented to store the
generated data in a compressed format (16 bits of data
for each of the 200 bins). Each histogram bin is incre-
mented when the corresponding time stamp is measured
in the TDC. The histogram was consecutively read out
through the UART module and transferred to the host.
The basic structure of the TDC is described by28,31. The
histogrammer units are detailed in32.
This circuit employs all basic components: LUTs, car-
rychains, block RAM, clock managers and IO delays.
It not only validates the conclusions from Section III,
but shows all components can work together reliably at
low temperatures with TDC performance comparable to
room temperature.
The most important parameters for a given TDC are
its non linearity, jitter performance, resolution and sam-
pling rate. A summary of the uncalibrated TDC perfor-
mance at 300K and 4K is presented in Table VII. The
differential non linearity (DNL) and integral non linearity
(INL) were obtained through a density test; over 30 mil-
lion samples were used (from 400 integration runs). The
extracted DNL and INL are shown in Figure 11(a) and
(b) respectively. Both room temperature and cryogenic
non linearities are comparable. On contrary, the aver-
age jitter increases to 0.7 LSB (1σ)at cryogenic tempera-
tures, thus w.r.t. room temperature. The jitter increase
can be attributed mainly to the increase in jitter of the
IDELAYE2 component as noted previously in Table V.
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FIG. 11. Performance comparison of a time-to-digital con-
verter operating in 300K and 4K. Both (a) differential non
linearity and (b) integral non linearity are obtained from a
density test with over 30 million counts in the histogram. (c)
jitter performance (1σ) of the TDC, captured with a syn-
chronised clock shifted through the carrychain. All results
obtained without calibration of the TDC.
